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Abstract—In modern VLSI circuits, a large number of clock
buffers are inserted in clock distribution networks, which are
significantly affected by process and power supply noise varia-
tions. The combined effect of process variations and power supply
noise on clock skew and jitter is investigated in this paper. A
statistical model of skitter, which consists of skew and jitter, is
proposed. Clock paths with different buffer insertion strategies
are compared in terms of skew and jitter. The tradeoffs among
the constraints on clock jitter, skew, slew rate, and power are
discussed. For strict timing constraints, severe power overhead
(≥ 110%) has to be added to obtain a low improvement in the
worst case skitter and slew rate (≤ 13%). The effect of widely-
used techniques, such as recombinant trees and dynamic voltage
scaling, on decreasing skitter is also investigated.
Index Terms—Clock distribution network, clock jitter, clock
skew, skitter, process variations, power supply noise
I. INTRODUCTION
In modern VLSI systems, the clock distribution networks
are significantly affected by different sources of variations.
These variations can be introduced in the design stage, the
fabrication stage, and during operation [1]. The resulting clock
uncertainty (due to the clock distribution network) includes
the difference of delay between different clock paths and
along the same clock path known as clock skew and clock
jitter, respectively. High clock frequencies severely constrain
the available timing margin for processing. Precise models of
skew and jitter to analyze the contributions of these sources of
uncertainty and explore different tradeoffs in area and power
are, consequently, useful.
There is a plethora of methods to manage the excessive
clock skew in the design phase [2], [3]. Careful physical
design, however, does not guarantee the elimination of un-
desirable skew since the unwanted skew can be introduced
by process variations in the fabrication stage [4]. The model
of process variations includes die-to-die (D2D) and within-
die (WID) variations [5]. D2D variations affect the devices
within one die uniformly, while WID variations affect these
devices randomly or systematically. Process-induced skew has
extensively been modeled and the skew variation has shown
to significantly affect the system performance [6], [7].
Clock jitter is the deviation of the edge of clock signal from
the ideal temporal occurrences. Clock jitter can be described
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in three ways: period jitter, cycle-cycle jitter, and phase jitter
(or time interval error) [1]. Period jitter is defined as the
difference between the measured period of one clock cycle
and the ideal period, which is the most explicit description
of the clock jitter within a circuit. Period jitter is produced
by the Phase-Locked Loop (PLL) and the clock distribution
network. PLL jitter is mitigated by careful PLL design [8].
The period jitter produced in clock distribution networks is
due to the power supply noise on the clock buffers [9]. The
effect of the power supply noise on period jitter is analyzed
in [10]–[13].
In all these publications, the effect of process variations on
clock skew and the effect of power supply noise on clock jitter
are, separately, investigated. Nevertheless, clock distribution
networks are simultaneously affected by these variations. The
actual clock period for data transfer is determined by both
clock skew and jitter. A statistical timing analysis method
considering clock jitter and skew is proposed in [14], where
the actual distribution of power supply noise is required.
The contribution of skew and jitter on clock distribution
networks, however, is not explored. The term ”skitter” from
[15] is utilized to describe both the clock skew and jitter.
A subcircuit designed to measure the skitter in operation is
described in [15]. This subcircuit is used in the design of the
circuit architecture to mitigate undesired skew and jitter during
operation [16].
Although clock skew and jitter must be cohesively treated
as discussed in [14]–[16], the combined effect of process vari-
ations and power supply noise on clock distribution networks
has not been thoroughly explored. This effect is investigated in
terms of skitter in this paper. If the skew and jitter variations
are high, the recovery and adaptation procedures have to be
frequently executed at the architecture level to ensure correct
data transfer [16]. Moreover, these architectural procedures
cannot be used for each pair of clock sinks. Consequently,
mitigating the negative effect of skitter is important for the
design of robust clock distribution networks.
This paper explores the relative impact of skew and jitter
and explores methods to lower each and the overall effect on
the clock period. Analytic models are used to describe the
distribution of skitter. Simulation methods are used to obtain
the delay variation of one buffer stage. The first droop of
the power supply noise is investigated, since this first droop
noise is, typically, the worst supply noise [10]–[12]. The
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Fig. 1. Clock period jitter and skew between two clock paths. The clock
paths and FFs are illustrated in (a). The corresponding waveforms of clock
signals are illustrated in (b).
proposed methodology can be integrated into the computer-
aided design flow of clock trees to design a robust clock
distribution network. The main contributions of this paper are:
• A statistical model for skitter including both skew and
jitter is proposed and verified with Monte-Carlo simula-
tions.
• The results of buffer insertion are compared where pro-
cess variations and power supply noise are considered
separately and simultaneously.
• The tradeoffs between skitter constraints, slew rate, and
power consumption of clock distribution networks is
presented.
• The effect of recombinant trees and dynamic voltage
scaling (DVS) on decreasing skitter is analyzed.
The remainder of the paper is organized as follows. The
notation for the clock period and skew is introduced in
the following section. A statistical model to describe skitter
considering both process variations and power supply noise is
also presented. A methodology to obtain the delay variation of
a buffer stage is presented in Section III. Simulation results and
a comparison of different approaches of clock buffer insertion
are presented in Section IV. The tradeoff between clock skitter
and power consumption, the effect of recombining clock
paths and the DVS mechanism on decreasing skitter are also
discussed. The conclusions are drawn in Section V.
II. MODEL OF SKITTER UNDER PROCESS VARIATIONS
AND POWER SUPPLY NOISE
The definition of the clock skew, period jitter, and skitter in
this paper are illustrated in Fig. 1. The clock signal is fed into
the clock tree from the primary clock driver. Two flip-flops
are driven by this clock signal, denoted as FF1 and FF2 in
Fig. 1(a). The corresponding waveforms are illustrated in Fig.
1(b). The waveforms clk1 and clk2 denote the clock signal
driving FF1 and FF2, respectively. Assuming the time where
the ith rising edge arrives at clock input is zero, the time where
this edge arrives at FF1 and FF2 is, respectively, denoted by
t1,i and t2,i. The number of buffers before point of divergence
(POD) is np. The numbers of buffers from the clock input to
FF1 and FF2 are denoted by n1 and n2, respectively.
The skew between the ith edge of clk1 and clk2 is S1,2(i).
The ideal clock period is Tclk. The measured clock periods
after the ith edge for FF1 and FF2 are T1 and T2, respectively.
The corresponding period jitters are J1 = T1 − Tclk and J2 =
T2 − Tclk. Assuming the data is propagated from FF1 to FF2
within one clock cycle, T1,2 is the resulting time interval that
affects the clock frequency of the circuit. Consequently, the
variation of T1,2 is denoted as skitter J1,2,
J1,2 = T1,2 − Tclk = t2(i+ 1)− t1(i)− Tclk
= S1,2(i) + J2. (1)
As shown in (1), the effective time window T1,2 is determined
by J1,2, which is the sum of the skew S1,2(i) and the period
jitter J2 along clock path 2. Simultaneously modeling the skew
and jitter can more accurately determine delay uncertainty.
The skitter J1,2 is the sum and difference of the delay of
buffer stages,
J1,2 =
n2∑
k=1
d2,k(i+ 1)−
n1∑
k=1
d1,k(i)− Tclk, (2)
where d1,k(i) is the delay of the kth buffer stage along the path
to FF1 for the ith clock edge. As modeled in [10], d1,k(i) can
be approximated by a non-recursive formula for the first-droop
power supply noise,
d1,k(i) = F
(
vk(i), P
)
, (3)
vk(i) ≈ vnoise
(
t0(i) +
k (dr(v1(i)) + df(v1(i)))
2
)
, (4)
vnoise(t) = Vn sin(2pifnt+ φ), (5)
where vk(i) is the voltage noise which affects the kth buffer
stage when the ith clock edge arrives at this stage. The
power supply noise vnoise is modeled as a sinusoidal waveform
with amplitude Vn, frequency fn, and initial phase φ. This
deterministic model is widely used to describe the first droop
of the power supply noise, which is considered as the worst
supply noise in a circuit [10], [12]. Other faster and more
erratic droops of the supply noise can be included as random
variables with probabilistic formulations, similar to process
variations.
The delay of a buffer stage under v1(i) for a rising and
falling input is denoted by dr(v1(i)) and df(v1(i)), respec-
tively. The set of parameters affected by process variations is
denoted by P . For instance, if the variations in channel length
and threshold voltage are considered, P = {Leff, Vth}. The
expression for F
(
vk(i), P
)
is obtained by quadratic fitting as
presented in Section III. This expression can be approximated
as a Gaussian distribution if the parameters in P are described
by Gaussian distribution.
The distribution of J1,2 is, therefore, approximated as a
Gaussian distribution from (2) and (3). The mean value and
the standard deviation of J1,2 are discussed separately.
• Mean value of skitter µJ1,2 . The term J1,2 can be
expressed as the difference of the delay of the i + 1th
and ith clock edges,
J1,2 ∼ N (µJ1,2 , σ2J1,2), (6)
µJ1,2 =
n2∑
k=1
µd2,k(i+1) −
n1∑
k=1
µd1,k(i) − Tclk. (7)
• Standard deviation of the skitter σJ1,2 . The variation on
J1,2 is determined by both the D2D and WID variations,
which are independent from each other. All the devices
are affected by D2D variations uniformly. The WID
variations on different devices consist of random and
systematic components [5], [7], [17].
σ2J1,2 = σ
2
JD2D1,2
+ σ2JWID1,2
. (8)
σJD2D1,2 =
n2∑
k=1
σdD2D2,k(i+1) −
n1∑
k=1
σdD2D1,k(i), (9)
σ2JWID1,2
=
n2∑
k=1
σ2dWID2,k (i+1)
+
n1∑
k=1
σ2dWID1,k (i)
+ 2
n2−1∑
k=1
n2∑
h=k+1
Cov
[
dWID2,k (i+ 1), d
WID
2,h (i+ 1)
]
+ 2
n1−1∑
k=1
n1∑
h=k+1
Cov
[
dWID1,k (i), d
WID
1,h (i)
]
− 2
n2∑
k=1
n1∑
h=1
Cov
[
dWID2,k (i+ 1), d
WID
1,h (i)
]
, (10)
Cov(a, b) = corr(a, b)σaσb. (11)
Assuming the number of buffers before POD is np,
for k ≤ np, corr
[
dWID2,k (i+ 1), d
WID
1,k (i)
]
= 1. Other
correlations in (11) are determined based on the given
models. For instance, WID variations can be modeled as
independent [18] or spatially-correlated [17], [19].
III. DELAY VARIATION OF A BUFFER STAGE
The delay variation of a buffer stage due to process varia-
tions and the power supply noise is discussed in this section.
For a clock tree with uniform clock buffer insertion, the
input slew rate and load of each buffer stage are similar.
Consequently, the delay variation of a buffer stage can be
evaluated with an elemental circuit, as illustrated in Fig. 2. The
investigated buffer stage is depicted with a dashed rectangle
in Fig. 2. The interconnect between two buffers is modeled as
an RLC pi network. The power supply to buffers b0, b1, and
b2 can be adapted to model the power supply noise vnoise. By
measuring the delay variation from pin A to pin B, the effect
of process variations under different power supply noise can
be described.
clock 
A B 
one buffer stage 
Rw Lw 
Cw/2 Cw/2 Cw/2 Cw/2 
Rw Lw b0 b1 b2 
Cw 
Vdd+vnoise 
Fig. 2. A circuit used to measure the delay variation of one buffer stage due
to process variations and power supply noise.
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Fig. 3. The mean and standard deviation of the delay of a buffer stage.
The mean and standard deviation of the delay of a buffer
stage are illustrated in Fig. 3, respectively. In this example,
a clock buffer is an inverter, based on a PTM 32 nm CMOS
model [20]. In this example, a clock buffer is an inverter, which
is based on a PTM 32 nm CMOS model [20]. The supply
voltage is Vdd + ∆Vdd, where Vdd = 0.9 V is the nominal
supply voltage. As shown in Fig. 3(a), the delay of the buffer
stage for a rising and falling input edge is denoted by, dr and
df, respectively. The mean delay µdf decreases with vnoise much
faster than µdr . In Fig. 3(b), σdr and σdf also decrease with
∆Vdd. Consequently, a higher Vdd can produce lower mean
and standard deviation of the delay of a clock buffer stage.
Both µdk(i) and σdk(i) under different power supply noise
can be obtained by polynomial fitting from SPICE based
Monte-Carlo simulations [10]. Considering ∆Vdd = vnoise, the
delay variation of a buffer stage is approximated by a second-
TABLE I
DIFFERENT BUFFER INSERTION STRATEGIES FOR AN INTERCONNECT.
# Buffers 10 14 20 30 40 50 60
length [µm] 1000 714 500 333 250 200 167
min Wn [µm] 1.8 1.5 1.2 0.9 0.9 0.9 0.6
order polynomial,
y = a2v
2
noise + a1vnoise + a0. (12)
With the expressions for the delay variation of one buffer
stage, the skitter J1,2 is obtained from (1) through (10). The
µd1,k(i), µd2,k(i+1), σd1,k(i), and σd2,k(i+1) used in (7) to (10)
are obtained by the fitting expressions (12). The voltage noise
vnoise is determined through (4) and (5).
IV. SIMULATIONS AND DISCUSSION
Two paths of a clock tree with clock buffers inserted
are simulated and discussed in this section. The electrical
parameters of the transistors are based on a 32 nm PTM
model [20]. The variation in channel length (σD2D = 3%µ
and σWID = 5%µ based on ITRS data [21]) is considered in
the simulations. Note that different sources of variations can be
modeled by the proposed modeling approach. The parameters
of the interconnects are based on an Intel 32 nm interconnect
technology [10]. The resistance, inductance, and capacitance
of the interconnects per unit length are 388.007 Ω/mm, 68.683
fF/mm, and 1.768 nH/mm, respectively.
The skitter including skew and period jitter between two
paths of a clock tree are investigated. Considering two clock
paths with a length of 10 mm, seven cases of buffer insertion
are investigated, as listed in Table I. The maximum size of the
investigated nMOS transistors is assumed to be 22.5 µm. The
size of the pMOS transistors is twice the Wn to produce close
to equal rise and fall times. The accuracy of the proposed
methodology to estimate J1,2 is verified in the following
subsection. The case, where the paths contain 20 buffers with
Wn = 3µm, is taken as an example. The result is compared
with SPICE based Monte-Carlo simulations [22].
The efficiency of different buffer insertion cases in reducing
J1,2 is then discussed. The buffer insertion can be driven
by considering 1) only process variations, 2) only the power
supply noise, and 3) both of these two effects, respectively. The
skitter of the interconnects with different length, the tradeoff
between power consumption and skitter, and the effect of
recombining clock paths and DVS in reducing skitter are also
presented.
A. Accuracy of the Proposed Methodology
The accuracy of J1,2 obtained from (1) through (12) is
verified in this section. Twenty buffers are inserted along one
interconnect. For a fixed φ = 32pi in (5), three cases of np are
examined, np = 0, 10, 18. The estimated µJ1,2 and σJ1,2 and
the results from Monte-Carlo simulations are shown in Table
II. The mean delay from the proposed model and the Monte-
Carlo simulations are denoted by µM and µMC, respectively. As
reported in Table II, for all the three cases of np, the proposed
TABLE II
COMPARISON BETWEEN THE PROPOSED MODELING METHOD AND
MONTE-CARLO SIMULATIONS.
np µM [ps] µMC [ps] µ% σM [ps] σMC [ps] σ%
0 -57.63 -54.2 5.4% 32.9 29.5 11.4%
10 -57.63 -55.0 3.8% 22.4 22.5 -0.2%
18 -57.63 -54.6 4.6% 12.4 11.9 3.9%
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Fig. 4. µJ1,2 and σJ1,2 from the proposed modeling method and Monte-
Carlo simulations (named by ”MC”).
model exhibits reasonably high accuracy (below 5.4% for µ
and below 11.4% for σ).
For np = 0, different initial noise phases φ are also
examined. The µJ1,2 and σJ1,2 from the proposed model and
the Monte-Carlo simulations (MC) are illustrated in Fig. 4.
Since J1,2 is approximated as a Gaussian distribution based
on (1) - (12), the probability for J1,2 to lie within the range
[µ−3σ, µ+3σ] is 99.7%. The negative J1,2 with the maximum
absolute value can be expressed as max(J1,2) = µJ1,2−3σJ1,2 ,
which results in the shortest time period for data transfer.
The max(J1,2) from the proposed model and the Monte-Carlo
simulations is also illustrated in Fig. 4.
As shown in this figure, the proposed modeling method
produces reasonable accuracy for different φ. The worst
max(J1,2) or the worst case period jitter (WJ), occurs where
φ = 32pi (270
◦). This behavior is consistent with the conclusion
made in [10], when fn  fclk. Consequently, φ = 32pi is
utilized and J1,2 implies WJ in the remainder of this paper.
In this case, µJ1,2 and max(J1,2) are both negative and are
described with absolute values for clarity.
B. Different Objectives for Buffer Insertion
The three objectives previously mentioned for performing
buffer insertion are compared in this section. The resulting
number and size of buffers are also presented. The slew rate
(rise time) for different buffer insertions is investigated, as
shown in Fig. 5. Since the rise time for 10 inverters is greater
than 75 ps, these solutions are not considered in the following
analysis.
1) Buffer Insertion under Process Variations: There are
plenty of works focusing on buffer insertion considering
process variations [23], [24]. In these methodologies, the
buffers are inserted to reduce both the delay and power while
alleviating the delay uncertainty due to process variations. All
the buffer stages are considered to be supplied with a constant
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Vdd (instead of using (12) to determine the distribution of the
delay and skew). Consequently, the period jitter J1 and J2 in
Fig. 1(b) are neglected. The variation of skew S1,2 determines
J1,2.
The buffer insertion cases and the resulting σJ1,2 from
Monte-Carlo simulations are illustrated in Fig. 6, where only
process variations are considered. The lowest σ1,2 is achieved
for 14 buffers with Wn = 12µm. The resulting minimum σ1,2
is 21.17 ps.
2) Buffer Insertion under Power Supply Noise: There are
also existing works on buffer insertion considering the power
supply noise [10]. In these works, the effect of the power
supply noise on clock jitter is modeled and buffers are inserted
such that this effect is suppressed. In this case, process
variations are not considered. Consequently, S1,2 and J1,2 are
constant for a given power supply noise scenario.
The WJ from SPICE based simulations for different num-
bers and sizes of buffers is illustrated in Fig. 7. The lowest
WJ is achieved by 14 buffers but with Wn = 7.5µm. The
resulting minimum µJ1,2 is 36.2 ps. The solution with fewer
buffers produces lower WJ.
3) Buffer Insertion under both Process Variations and
Power Supply Noise: Since the process variations and power
supply noise coexist in a real circuit, investigating the com-
bined effect of these variations is necessary. Skitter J1,2
combining S1,2 and J2 can be obtained from (1) to (12). In
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this case, both the effect of process and voltage variations are
considered to determine the size and number of buffers.
The max(J1,2) from Monte-Carlo simulations for different
buffer solutions is illustrated in Fig. 8(a). In this example,
the minimum µJ1,2 , σJ1,2 , and max(J1,2) from different
buffer insertions are 35.7 ps, 22.36 ps, and 102.98 ps, re-
spectively. The corresponding solutions are 14 buffers with
Wn = 7.5µm, 12µm, 12µm, respectively. The solution with
fewer buffers, again, produces lower J1,2. The comparison in
µJ1,2 and σJ1,2 between the proposed model and Monte-Carlo
simulations for different numbers of buffers (Wn = 7.5µm)
is reported in Table III. As reported in this table, for the clock
TABLE III
COMPARISON BETWEEN THE PROPOSED MODELING METHOD AND
MONTE-CARLO SIMULATIONS FOR DIFFERENT NUMBERS OF BUFFERS.
# buf µM [ps] µMC [ps] µ% σM [ps] σMC [ps] σ%
14 -33.3 -35.7 -6.9% 22.5 22.9 -1.8%
20 -39.4 -43.3 -9.1% 22.5 23.9 -5.8%
30 -51.2 -57.1 -10.3% 25.7 28.1 -8.4%
40 -64.0 -69.0 -7.3% 29.8 26.2 14.0%
50 -73.9 -77.7 -4.8% 33.0 28.9 14.0%
60 -80.8 -82.7 -2.3% 34.7 30.6 13.4%
paths with different numbers of buffers, the proposed model
exhibits reasonable accuracy (below 10% for µ and below 14%
for σ). For clarity, the skitter is described by the results from
Monte-Carlo simulations in the remainder of this section.
Comparing the results of the three considerations for buffer
insertion, it is shown that under process and voltage variations,
the mean of the resulting J1,2 is dominated by power supply
noise (the difference in µJ1,2 between considering power sup-
ply noise only (PSN) and considering both process variations
and power supply noise (PV&PSN) is typically below 2%).
This behavior is because µJ1,2 is the linear combination of the
mean delay of each buffer stage as expressed by (7), which is
determined by the power supply noise, as illustrated by Fig.
3(a).
The difference between the σJ1,2 considering process varia-
tions only (PV) and PV&PSN is reported in Fig. 8(b). The non-
negligible ∆σJ1,2 is reported for the clock paths with different
numbers of buffers. The ∆σJ1,2 for 14 buffers is the highest,
although it is the optimum solution for all the three objectives.
Modeling PV and PSN simultaneously is, therefore, necessary
to estimate the variation of J1,2.
C. Skew and Jitter for Various Lengths of the Clock Path
The global clock paths, which are typically long, are inves-
tigated in the previous sections. As the length of the clock
path changes, the clock skew and jitter also differ. The skew
and jitter with different lengths of clock paths are discussed
in this section.
An example of clock skew and jitter for different inter-
connect length is illustrated in Fig. 9. The same buffers
(Wn = 3µm) are inserted at the same distance (500 µm) for
all the clock paths. The ideal clock period (Tclk = 312.5 ps)
is denoted by the dashed line. The actual mean (Tclk − µJ1,2 ),
the highest (Tclk−µJ1,2+3σJ1,2 ), and the lowest (Tclk−µJ1,2−
3σJ1,2 ) periods within 99.7% confidence range are denoted by
♦, , and , respectively.
As shown in Fig. 9, the skitter increases with the length of
the clock path, given the same buffer insertion. The mean and
the variation of the period jitter increase with the interconnect
length. The largest clock period, however, remains nearly
constant as the interconnect length varies, since the increase
in period jitter and skew counteract each other. The results
from the proposed model are also illustrated in Fig. 9, which
fit well with Monte-Carlo results.
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D. Power Consumption with Constraints on Skitter
The power consumed by clock distribution networks still
constitutes a significant portion of the total power consumed
by a circuit [1], [25]. The power consumption of the clock
network under different constraints on skitter is investigated
in this subsection.
For the investigated clock paths, the total power consump-
tion under different constraints on max(J1,2) is illustrated in
Fig. 10. As shown in this figure, when max(J1,2) ≥ 220 ps, all
the buffer insertions approximately consume the same power.
As the constraint becomes stricter (max(J1,2) decreases), the
power increases and the solutions with fewer buffers are more
power-efficient. The solution with 14 buffers consumes the
lowest power and meets the constraint on max(J1,2).
The constraint on max(J1,2) ≥ 115 ps can be met with
low power overhead. Nevertheless, as the constraint becomes
lower than 115 ps, significant power overhead is shown. For
example, to decrease the max(J1,2) from 118 ps to 103 ps
(13% improvement), the 14 buffers inserted along each clock
path are sized up from 4.5 µm to 12 µm. The resulting power
consumption increases from 9.1 mW to 19.2 mW (110%
increase). In conclusion, pursuing extreme constraints on clock
skew and period jitter results in high power for buffer insertion.
E. Power Consumption with Constraints on Slew Rate
The power consumed by a clock path under different
constraints on the slew rate is investigated in this subsection.
The output slew is denoted by the rise time at the clock sinks.
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Fig. 11. Power consumption vs. output slew for different buffer insertions.
The power consumption under different constraints on the
rise time is illustrated in Fig. 11. In contrast with the buffer
insertion solutions minimizing max(J1,2), the clock path with
more and smaller buffers produces a lower output slew (higher
slew rate). As shown in Figs. 5 and 11, the minimum slew rate
of the clock path with 14 buffers is much higher than other
solutions. Consequently, the solution with 14 buffers can not
be used for the clock paths with the strict slew constraint,
although this solution produces the lowest max(J1,2). Among
the other approaches, a clock path with 60 buffers consumes
the lowest power under the same constraint on slew rate.
Similar to the results in Fig. 10, the increase in power
becomes severe as the slew constraint becomes stricter (slew
rate decreases). For example, as the slew constraint decreases
from 21 ps to 18.5 ps (12% decrease), the size of the buffers
increases from 3 µm to 7.5 µm. The resulting power con-
sumption increases from 17 mW to 38.5 mW (126% increase).
In conclusion, pursuing extreme constraints on slew rate also
results in high power overhead.
F. Mitigating Skitter with Recombining Clock Paths
Recombining clock paths (e.g., in binary trees and clock
spines) are used to mitigate skew by shorting different paths
at the output of the clock buffers [1], [10]. The interconnects
can be shorted at different levels along the clock path, as
depicted in Fig. 12(a). By inserting the shorted interconnect
at different positions along the clock path, the number of
shorted clock buffers ns varies from 0 to max(n1, n2) − np.
The skew and jitter for the clock paths with different ns are
illustrated in Fig. 12(b), where n1 = n2 = 20, np = 0, ns =
{0, 5, 10, 15, 20},Wn = 3µm.
As illustrated in Fig. 12(b), 3σJ1,2 significantly decreases
with ns. The mean skitter µJ1,2 between two clock paths is,
however, not affected by the position of the shorted intercon-
nect. In other words, the variation of skitter is highly reduced
by shorting the clock paths at the clock sinks, while the mean
skitter cannot be reduced by the shorted interconnect. As ns
increases, µJ1,2 becomes higher than 3σJ1,2 . This behavior
shows that the period jitter caused by the power supply noise
becomes dominant as the skew variation is reduced by binary
trees. The power consumed by clock buffers increases slightly
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Fig. 12. Skitter and power with the shorted wire at different levels of clock
paths. The number of buffers before the shorted point is denoted by ns.
with ns, which indicates that the power does not vary a lot
while shorting the buffers at different levels between two
branches.
G. Effect of DVS on Skitter
The effect of dynamic voltage scaling (DVS) on skitter
is discussed in this section. DVS is an efficient method to
mitigate the impact of PVT variations on data transfer [16],
[26]. Since DVS is commonly applied to the circuit block by
block, the supply voltage for the data paths and the clock
distribution networks are both tuned. For example, consider
the setup slack tslack between FF1 and FF2 in Fig. 1(a),
tslack = T1,2−D1,2− tsetup = Tclk− tsetup +J1,2−D1,2. (13)
The delay D1,2 is the propagation time of data from the clock
input pin of FF1, through the logic gates between FF1 and
FF2, to the data input pin of FF2. The setup time of FF2 is
denoted by tsetup, which is constant.
A positive tslack is required for the data to be successfully
latched by FF2. Since both J1,2 and D1,2 are affected by
process variations and power supply noise, DVS can be used
to ensure a positive tslack by voltage scaling [16]. The voltage
(consequently, the delay) of logic gates is adjusted according
to the measured delay variation. The clock buffers within the
adjusted circuit block are also affected by the scheduled supply
voltage. An example of the skitter due to different Vdd is
illustrated in Fig. 13.
The skitter between two clock branches with 20 clock
buffers (Wn = 3µm) along each branch is shown in Fig.
13. By increasing Vdd, both the mean and variation of the
skitter decrease. The maximum skitter is, therefore, reduced.
Regarding the delay variation of a buffer stage shown in Fig.
3, both the mean and variation of the delay decrease with Vdd.
As a result, the induced skitter decreases.
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Fig. 13. Skitter between two branches vs. supply voltage.
Since J1,2 is negative in this example, decreasing |J1,2|
facilitates satisfying (13). Increasing Vdd can improve the
performance of the circuit by both speeding up the logic gates
and reducing the skitter of the clock distribution networks.
The power consumed by the clock buffers, however, increases
quadratically with Vdd.
V. CONCLUSION
The combined effect of process variations and power supply
noise on clock skew and period jitter is investigated in this
paper. A statistical model for the skitter including clock skew
and jitter between two clock sinks is proposed and verified.
The skitter for different buffer insertion cases for long clock
paths is discussed. Simulation results show that when consid-
ering process variations and power supply noise separately,
the resulting standard deviation of skitter can be up to 60%
different from the reality. Modeling the process and power
variations cohesively is, consequently, necessary to obtain the
accurate distribution of the clock skitter, which significantly
affects the operating frequency of a circuit. The resulting
power consumption under different constraints on skitter and
slew rate is also investigated. For strict timing constraints,
severe power overhead (≥ 110%) is added to obtain a low
improvement in the worst case skitter and slew rate (≤ 13%).
Consequently, accurately estimating the skitter variation is
necessary to design a power-efficient clock distribution net-
work.
Two mechanisms that can be used to mitigate the skitter
are investigated. Recombining clock paths are shown to be
efficient in reducing the variation of skitter but cannot mitigate
the mean skitter. DVS can be used to mitigate the effect of
process variations and power supply noise on both the datapath
and clock distribution networks.
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